

Tutorial #2

Verilog Simulation Toolflow

Tutorial Notes Courtesy of Christopher Batten




Figure T C

A Hodgepodge Of Information

- C source and a system
- Using a Git repository instead of a CVS
- a file editor and system
- writing assembly language
- using the assembler instead of the compiler
- using trace output instead of a waveform

Concurrent Versions System

- central repository contains all verilog files as well as information on how handle them
- users checkout a copy of the repository edit it and then commit their modified version
- users can see what has changed to help track down bugs this allows multiple users to work on the same repository at the same time
- our repository is at /it/stroot but you should never access the repository directly instead use C shell commands of the following form
 - % cvs <commandname>
 - % cvs help

6.884 CVS Repository

There are three primary types of top level directories in the repository

public everyone has access

individual directories only you have read/write

root directories everyone has access

To check out the public ones and try them out use
% cvs checkout examples

To check out your individual directory use
% cvs checkout <MIT server-username>

CVS Basics

Common Commands

| | |
|-------------------------|------------------------------|
| - cvs checkout pname | Checkout a working copy |
| - cvs update pname | Update working dir vs. repos |
| - cvs commit [filelist] | Commit your changes |
| - cvs add [filelist] | Add new files/dirs to repos |
| - cvs diff | See how working copy differs |

Let the C T en iron ent aria le to han e
hi he itor is use hen ritin lo essa es


6.884 CVS Repository

use the following commands to check out the MIPS stage test harness programs and then put them into your own repository


```
% cvs checkout 2005-spring/cbatten
% cd 2005-spring/cbatten
% cvs export -r HEAD examples/mips2stage
% mv examples/mips2stage .
% rm -rf examples
% find mips2stage | xargs cvs add
% <start to make your additions>
% cvs add [new files]
% cvs update
% cvs commit
```

Using CVS Tags


y ou tags are a way to mark all the files in your project at a certain point in the project development. You can then later check out the whole project exactly as it existed previously with the tag.




CVS – Multiple Users




CVS – Multiple Users




CVS – Multiple Users



CVS – Multiple Users




CVS – Multiple Users



Use Viewcvs for Repository Browsing

ie s is a convenient tool
for viewing the repository through a web interface. To start
the service, start the server then
point your local browser to
`http://localhost`



`mkasic.pl` → Makefiles

hy not use a efiles to start out ith
epen en y tra in is less ne essary
iffi ult to i ple ent so e operations

hy are e han in no
a efiles are ore fa iliar to any of you
epen en y tra in ill e o e ore useful ith
the a ition of test inary eneration an Bluespe
o pilation

Using the Makefiles

Create a ui directory then use onfigure.pl to
create a makefile and then use various make
targets to create various products
including a simple plain vhdl or
generate products directly in the ui directory

```
gcd/  
  Makefile.in  
  configure.pl  
verilog/  
  gcd_behavioral.v  
  gcd_rtl.v  
config/  
  gcd_behavioral.mk  
  gcd_rtl.mk  
tests/  
  gcd-test.dat
```

```
% cvs checkout examples  
% cd examples/gcd  
% mkdir build-gcd-rtl  
% cd build-gcd-rtl  
% ../configure.pl ../config/gcd_rtl.mk  
% make simv  
% ./simv  
% vcs -RPP &
```

Modifying the config/*.mk Files

nala ous to asi pl f files e ept these use
stan ar a e onstru ts

```
#=====
# Configuration makefile module

verilog_src_dir      = verilog
verilog_toplevel     = gcd_test
verilog_srcs         = gcd_rtl.v


# vcs specific options
vcs_extra_options   = -PP

# unit test options
utests_dir           = tests
utests               = gcd-test.dat
```

Using the Makefiles with mips2stage

```
% cvs checkout 2005-spring/cbatten/mips2stage  
% cd spring-2005/cbatten/mips2stage  
% mkdir build  
% cd build  
% ../../configure.pl ../../config/mips2stage.mk  
% make simv  
% make self_test.bin  
% make self_test.vmh  
% ./simv +exe=self_test.vmh  
% make run-tests
```

You can just use make run-tests and the dependency tracking will cause the simulator and the tests to be built before running the tests



Lab Checkoff Procedure

Please follow the following procedure to check off lab so please ensure these steps are done in a terminal window

If the lab finale task does not exist then please just run the most recent version

```
% cvs checkout -r lab1-final \
              2005-spring/cbatten/mips2stage
% cd 2005-spring/cbatten/mips2stage
% mkdir build
% cd build
% ../configure.pl ../config/mips2stage.mk
% make simv
% make run-tests
% <run simv with some other tests>
```

Writing SMIPS Assembly

Your assembler takes as input assembly code with various test macros in the following format:

```
#include <smipstest.h>           Includes assembler macros
TEST_SMIPS                         ←
TEST_CODEBEGIN                      ← Test assembler macros
                                     ←
    addiu r2, r0, 1
    mtc0 r2, r21
loop: beq r0, r0, loop             } Your test code
                                     ←
TEST_CODEEND
```

Writing SMI PS Assembly

ou can find the assembly for at for each instruction in the processor specification sheet to the instruction tables

use self test as an example

| 31 | 26 | 25 | 21 | 20 | 16 | 15 | 11 | 10 | 6 | 5 | 0 | |
|--|--------|-------|------|----------|-------|-------|---------------------|--------|-----------|---|---|----------------------------|
| opcode | rs | | rt | | rd | | shamt | | funct | | | R-type |
| opcode | rs | | rt | | | | | | immediate | | | I-type |
| opcode | | | | | | | | | target | | | J-type |
| Load and Store Instructions | | | | | | | | | | | | |
| 100011 | base | | dest | | | | signed offset | | | | | LW rt, offset(rs) |
| 101011 | base | | dest | | | | signed offset | | | | | SW rt, offset(rs) |
| I-Type Computational Instructions | | | | | | | | | | | | |
| 001001 | src | | dest | | | | signed immediate | | | | | ADDIU rt, rs, signed-imm. |
| 001010 | src | | dest | | | | signed immediate | | | | | SLTI rt, rs, signed-imm. |
| 001011 | src | | dest | | | | signed immediate | | | | | SLTIU rt, rs, signed-imm. |
| 001100 | src | | dest | | | | zero-ext. immediate | | | | | ANDI rt, rs, zero-ext-imm. |
| 001101 | src | | dest | | | | zero-ext. immediate | | | | | ORI rt, rs, zero-ext-imm. |
| 001110 | src | | dest | | | | zero-ext. immediate | | | | | XORI rt, rs, zero-ext-imm. |
| 001111 | 00000 | | dest | | | | zero-ext. immediate | | | | | LUI rt, zero-ext-imm. |
| R-Type Computational Instructions | | | | | | | | | | | | |
| 000000 | 00000 | src | | dest | | shamt | 00000 | | | | | SLL rd, rt, shamt |
| 000000 | 00000 | src | | dest | | shamt | 000010 | | | | | SRL rd, rt, shamt |
| 000000 | 00000 | src | | dest | | shamt | 000011 | | | | | SRA rd, rt, shamt |
| 000000 | rshamt | src | | dest | | | 00000 | 000100 | | | | SLLV rd, rt, rs |
| 000000 | rshamt | src | | dest | | | 00000 | 000110 | | | | SRLV rd, rt, rs |
| 000000 | rshamt | src | | dest | | | 00000 | 000111 | | | | SRAV rd, rt, rs |
| 000000 | src1 | src2 | | dest | | | 00000 | 10000 | | | | ADDU rd, rs, rt |
| 000000 | src1 | src2 | | dest | | | 00000 | 10001 | | | | SUBU rd, rs, rt |
| 000000 | src1 | src2 | | dest | | | 00000 | 100100 | | | | AND rd, rs, rt |
| 000000 | src1 | src2 | | dest | | | 00000 | 100101 | | | | OR rd, rs, rt |
| 000000 | src1 | src2 | | dest | | | 00000 | 100110 | | | | XOR rd, rs, rt |
| 000000 | src1 | src2 | | dest | | | 00000 | 100111 | | | | NOR rd, rs, rt |
| 000000 | src1 | src2 | | dest | | | 00000 | 101010 | | | | SLT rd, rs, rt |
| 000000 | src1 | src2 | | dest | | | 00000 | 101011 | | | | SLTU rd, rs, rt |
| Jump and Branch Instructions | | | | | | | | | | | | |
| 000010 | | | | | | | target | | | | | J target |
| 000011 | | | | | | | target | | | | | JAL target |
| 000000 | src | 00000 | | 00000 | | 00000 | | 001000 | | | | JR rs |
| 000000 | src | 00000 | | dest | | 00000 | | 001001 | | | | JALR rd, rs |
| 000100 | src1 | src2 | | | | | signed offset | | | | | BEQ rs, rt, offset |
| 000101 | src1 | src2 | | | | | signed offset | | | | | BNE rs, rt, offset |
| 000110 | src | 00000 | | | | | signed offset | | | | | BLEZ rs, offset |
| 000111 | src | 00000 | | | | | signed offset | | | | | BGTZ rs, offset |
| 000001 | src | 00000 | | | | | signed offset | | | | | BLTZ rs, offset |
| 000001 | src | 00001 | | | | | signed offset | | | | | BGEZ rs, offset |
| System Coprocessor (COP0) Instructions | | | | | | | | | | | | |
| 010000 | 00000 | dest | | cop0src | 00000 | | 000000 | | | | | MFC0 rt, rd |
| 010000 | 00100 | src | | cop0dest | 00000 | | 000000 | | | | | MTC0 rt, rd |

Writing SMIPS Assembly

ur asse ler a epts three types of re ister
spe ifier for ats

```
addiu r2, r0, 1
mtc0 r2, r21
loop: beq r0, r0, loop
```

```
addiu $2, $0, 1
mtc0 $2, $21
loop: beq $0, $0, loop
```

```
addiu t0, zero, 1
mtc0 t0, $21
loop: beq zero, zero, loop
```

} Traditional names
for MIPS calling
convention

Writing SMIPS Assembly (at)

The assembler reserves r1 for a reserved expansion and will complain if you try and use it without explicitly declaring it in the assembler.

```
#include <smipstest.h>
TEST_SMIPS

TEST_CODEBEGIN

.set noat
addiu r1, zero, 1
mtc0 r1, r21
loop: beq zero, zero, loop
.set at

TEST_CODEEND
```



Assembler directive which tells the assembler not to use r1 (at = assembler temporary)

Writing SMIPS Assembly (reorder)

By default the random delay slot is not visible. The assembler handles filling the random delay slot unless you explicitly tell it not to.

```
#include <smipstest.h>
TEST_SMIPS
```

```
TEST_CODEBEGIN

.set noreorder ←
addiu r2, zero, 1
mtc0 r2, r21
loop: beq zero, zero, loop
nop
.set reorder
```

Assembler directive which tells the assembler not to reorder instructions – programmer is responsible for filling in the delay slot

```
TEST_CODEEND
```

Use smips-objdump for Disassembly

eventually the assembly code instructions will show up in the .h file but it is still useful to directly disassemble the binary

```
#include <smipstest.h>
TEST_SMIPS

TEST_CODEBEGIN
    addiu r2, zero, 1
    mtc0 r2, r21
loop: beq zero, zero, loop
TEST_CODEEND

% make simple_test.bin
% smips-objdump -D simple_test.bin
```

Examining Assembler Output

```
#include <smipstest.h>
TEST_SMIPS

TEST_CODEBEGIN
.set noat
addiu r1, zero, 1
mtc0 r1, r21
loop: beq zero, zero, loop
.set at
TEST_CODEEND
```

```
00001000 <__testresets>:
1000: 40806800 mtc0 $zero,$13
1004: 00000000 nop
1008: 40805800 mtc0 $zero,$11
100c: 3c1a0000 lui $k0,0x0
1010: 8f5a1534 lw $k0,5428($k0)
1014: 409a6000 mtc0 $k0,$12
1018: 3c1a0000 lui $k0,0x0
101c: 275a1400 addiu $k0,$k0,5120
1020: 03400008 jr $k0
1024: 42000010 rfe

00001100 <__testexcep>:
1100: 401a6800 mfc0 $k0,$13
1104: 00000000 nop
<snip>

00001400 <__testcode>:
1400: 24010001 li $at,1
1404: 4081a800 mtc0 $at,$21

0001408 <loop>:
1408: 1000ffff b 1408 <loop>
...
141c: 3c080000 lui $t0,0x0
1420: 8d081530 lw $t0,5424($t0)
1424: 3c01dead lui $at,0xdead
1428: 3421beef ori $at,$at,0xbeef
142c: 11010003 beq $t0,$at,143c <loop+34>
...
1438: 0000000d break
143c: 24080001 li $t0,1
1440: 4088a800 mtc0 $t0,$21
1444: 1000ffff b 1444 <loop+3c>
```

Examining Assembler Output

```
#include <smipstest.h>
TEST_SMIPS

TEST_CODEBEGIN
.set noat
addiu r1, zero, 1
mtc0 r1, r21
loop: beq zero, zero, loop
.set at
TEST_CODEEND
```

00001000 <__testresets>:
1000: 40806800 mtc0 \$zero,\$13
1004: 00000000 nop
1008: 40805800 mtc0 \$zero,\$11
100c: 3c1a0000 lui \$k0,0x0
1010: 8f5a1534 lw \$k0,5428(\$k0)
1014: 409a8000 mtc0 \$k0,\$12
1018: 3c1a0000 lui \$k0,0x0
101c: 275a1400 addiu \$k0,\$k0,5120
1020: 03400008 jr \$k0
1024: 12000010 rfe
00001100 <__testexcep>:
1100: 401a6800 mfc0 \$k0,\$13
1104: 00000000 nop
<snip>

00001400 <__testcode>:
1400: 24010001 li \$at,1
1404: 4081a800 mtc0 \$at,\$21

0001408 <loop>:
1408: 1000ffff b 1408 <loop>
...
141c: 3c080000 lui \$t0,0x0
1420: 8d081530 lw \$t0,5424(\$t0)
1424: 3c01dead lui \$at,0xdead
1428: 3421beef ori \$at,\$at,0xbeef
142c: 11010003 beq \$t0,\$at,143c <loop+34>
...
1438: 0000000d break
143c: 24080001 li \$t0,1
1440: 4088a800 mtc0 \$t0,\$21
1444: 1000ffff b 1444 <loop+3c>

Trace Output Instead of Waveforms

It is so tedious to use display all from the test harness to create cycle by cycle trace output instead of pouring through a waveform.

```
integer cycle = 0;
always @(posedge clk)
begin
#2;
$display("CYC:%2d [pc=%x] [ireg=%x] [rd1=%x] [rd2=%x] [wd=%x] tohost=%d",
         cycle, mips.fetch_unit.pc, mips.exec_unit.ir,
         mips.exec_unit.r1, mips.exec_unit.r2, mips.exec_unit.wd, tohost);
cycle = cycle + 1;
end
```

```
CYC: 0 [pc=00001000] [ireg=xxxxxxxx] [rd1=xxxxxxxx] [rd2=xxxxxxxx] [wd=00001004] tohost= 0
CYC: 1 [pc=00001004] [ireg=08000500] [rd1=00000000] [rd2=00000000] [wd=00001008] tohost= 0
CYC: 2 [pc=00001400] [ireg=00000000] [rd1=00000000] [rd2=00000000] [wd=00000000] tohost= 0
CYC: 3 [pc=00001404] [ireg=24010001] [rd1=00000000] [rd2=xxxxxxxx] [wd=00000001] tohost= 0
CYC: 4 [pc=00001408] [ireg=4081a800] [rd1=xxxxxxxx] [rd2=00000001] [wd=0000140c] tohost= 0
CYC: 5 [pc=0000140c] [ireg=1000ffff] [rd1=00000000] [rd2=00000000] [wd=00001410] tohost= 1
CYC: 6 [pc=00001408] [ireg=00000000] [rd1=00000000] [rd2=00000000] [wd=00000000] tohost= 1
```

Trace Output Instead of Waveforms

It is so nice to use display all from the test harness to create a cycle trace output instead of pouring through a waveform.

```
#include <smipstest.h>
TEST_SMIIPS
    TEST_CODEBEGIN
        .set noat
        addiu r1, zero, 1
        mtc0 r1, r21
loop: beq zero, zero, loop
        .set at
    TEST_CODEEND
```

```
CYC: 0 [pc=00001000] [ireg=xxxxxxxx] [rd1=xxxxxxxx] [rd2=xxxxxxxx] [wd=00001004] tohost= 0
CYC: 1 [pc=00001004] [ireg=08000500] [rd1=00000000] [rd2=00000000] [wd=00001008] tohost= 0
CYC: 2 [pc=00001400] [ireg=00000000] [rd1=00000000] [rd2=00000000] [wd=00000000] tohost= 0
CYC: 3 [pc=00001404] [ireg=24010001] [rd1=00000000] [rd2=xxxxxxxx] [wd=00000001] tohost= 0
CYC: 4 [pc=00001408] [ireg=4081a800] [rd1=xxxxxxxx] [rd2=00000001] [wd=0000140c] tohost= 0
CYC: 5 [pc=0000140c] [ireg=1000ffff] [rd1=00000000] [rd2=00000000] [wd=00001410] tohost= 1
CYC: 6 [pc=00001408] [ireg=00000000] [rd1=00000000] [rd2=00000000] [wd=00000000] tohost= 1
```

Final Notes

Lab Assignment 1

ont orry a out s a e for no sin e ill e finishin settin this up this afternoon

lease rite at least one other s all test it too e a lon ti e to et the asse ly tool hain or in

ou ust erify that the he off pro e ure or s our erilo ill e he e out auto ati ally ri ay at p

Lab Assignment 2

ynthesi e your t o sta e ips pro essor

ssi ne on ri ay an ue the follo in ri ay e

ill or on a synthesis tutorial o er the ee en an e ail it out on on ay