


Recitation 25: CMOS Cascade Amplifier

Last week, we talked about a particular example of multi-stage amplifier: CS-CB cascode amplifier. We used BJT/CMOS in the circuit (BICMOS)

Today we will look at the CMOS cascode amplifier with some specific requirement on R_{out} , and see how to generate I_{sup} and V_B



This is a CS-CG CMOS cascode amplifier. It has

- $R_{in} \propto \infty$
- R_{out} very high (compare to CS only)
- Very good frequency response (close to CG, better than CS)


Example: Device Data

$$\begin{aligned} V_{T_p} &= -1 \text{ V} \quad \mu_p C_{\text{ox}} = 25 \mu\text{A/V}^2 \quad \lambda_p = 0.02 \text{ V}^{-1} \\ V_{T_n} &= 1 \text{ V} \quad \mu_n C_{\text{ox}} = 50 \mu\text{A/V}^2, \quad \lambda_n = 0.05 \text{ V}^{-1}, \quad L = 2 \mu\text{m} \end{aligned}$$

Goal:

- design transconductance amplifier with $G_m = 1 \text{ mS}$, $R_{\text{out}} \geq 10 \text{ M}\Omega$, $R_{\text{in}} = \infty$.
- With 5 V power supply, 2 μm CMOS process.
- output drives other CMOS (capacitive load).
- Use $I_{\text{sup}} = 100 \mu\text{A}$.

Small signal model of the circuit



$$R_{\text{in}} = \infty$$

$$R_{\text{out}_2} = \gamma_{\text{oc}} || (\gamma_{\text{o2}} + \gamma_{\text{o2}} \cdot g_m R_s) = \gamma_{\text{oc}} || (\gamma_{\text{o2}} \cdot g_{\text{m2}} \cdot \gamma_{\text{o1}}) \quad R_s = \gamma_{\text{o1}}$$

$$\text{Overall } G_m = \frac{v_{\text{out}}}{v_s} = \frac{-i_{\text{in}2}}{v_s} = \frac{g_{\text{m1}} v_{\text{gs1}} \left(\frac{\gamma_{\text{o1}}}{\gamma_{\text{o1}} + \frac{1}{g_{\text{m2}}}} \right)}{v_s} = g_{\text{m1}}$$

$$\because G_m = g_{\text{m1}} = 1 \text{ mS} \implies g_{\text{m1}} = \sqrt{2 \left(\frac{W}{L} \right)_1 \mu_n C_{\text{ox}} I_D} = 1 \text{ mS}$$

$$\text{Solve for } w_1, \quad w_1 = \frac{g_{\text{m1}}^2 \cdot L_1}{2 I_D \mu_n C_{\text{ox}}} = \frac{(1 \text{ mS})^2 \cdot (2 \mu\text{m})}{2 \times 100 \mu\text{A} \cdot 50 \mu\text{A/V}^2} = 200 \mu\text{m}$$

This is design on M1.

M2: output resistance requirement determines size of M2



$$R_{\text{out}} \simeq \gamma_{\text{oc}} |(g_{m2} \cdot \gamma_{o2} \cdot \gamma_{o1})| \geq 10 \text{ M}\Omega$$

Assume both $\gamma_{\text{oc}}, g_{m2} \cdot \gamma_{o2} \cdot \gamma_{o1}$ are on the same order,


$$\begin{aligned} \gamma_{\text{oc}} &\simeq g_{m2} \cdot \gamma_{o2} \cdot \gamma_{o1} \implies g_{m2} \cdot \gamma_{o1} \cdot \gamma_{o2} \geq 20 \text{ M}\Omega \\ \lambda_n &= 0.05 \text{ V}^{-1} \implies \gamma_{o1} = \gamma_{o2} = \frac{1}{\lambda_n I_D} = \frac{1}{(0.05 \text{ V}^{-1})(100 \mu\text{A})} = 200 \text{ k}\Omega \\ g_{m2} \cdot (200 \text{ k}\Omega) (200 \text{ k}\Omega) &\geq 20 \text{ M}\Omega \implies g_{m2} \geq 5 \times 10^{-4} \text{ S} = 0.5 \text{ mS} \\ g_{m2} &= \sqrt{2I_D \left(\frac{w}{L}\right)_2 \mu_n C_{\text{ox}}} \implies \left(\frac{w}{L}\right)_2 = 25, \quad w_2 = 50 \mu\text{m} \end{aligned}$$

Current Source Design

Now how to design current source I_{sup} so that $\gamma_{\text{oc}} \geq 20 \text{ M}\Omega$? Yesterday we talked about simple MOS current source



\implies need to cascode circuit for current source. Add a current buffer (CG) for high R_{out} . Source resistance of current supply



$$\begin{aligned}
 R_{\text{current source}} &= R_{\text{out of CG}} \\
 &= (g_{m4} \cdot \gamma_{o4}) \cdot \underbrace{\gamma_{o3}}_{R_s} \\
 &= g_{m4} \cdot 500 \text{ k}\Omega \cdot 500 \text{ k}\Omega \geq 20 \text{ M}\Omega
 \end{aligned}$$

Need g_{m4} , which is determined by size M4

Size of M3 and M4 is related to V_{G3} and V_{G4} to bias these gates, M3 and M4 need to be in saturation regime:

$$V_{SD} > V_{SG} + V_{T_p} \quad \text{Choose } V_{SG} = 1.5 \text{ V} \implies \text{minimum } V_{SD} = (1.5 - 1), V = 0.5 \text{ V}$$


(If we choose smaller V_{SG} , we will need larger device $\frac{w}{L}$ to carry $100 \mu\text{A}$)

$$\begin{aligned}
 \text{with } V_{SG} &= 1.5 \text{ V} \implies V_{G3} = 3.5 \text{ V} \text{ and } V_{G4} = 2 \text{ V} \\
 \text{Since } |I_{DP}| &\simeq \frac{w}{2L} \mu_p C_{ox} (V_{SG} + V_{T_p})^2 = 100 \mu\text{A} \\
 \left(\frac{w}{L}\right)_{3,4} &= \frac{2|I_{Dp}|}{\mu_p C_{ox} (V_{SG} + V_{T_p})^2} = 32 = \frac{64}{2} \\
 g_{m4} &= \frac{w}{L} \mu_p C_{ox} (V_{SG} + V_{T_p}) = 0.4 \text{ mS}
 \end{aligned}$$


(Size of M3B & M4B should be the same as for M4 and M3, helps in matching current flow). Then

$$\begin{aligned}
 R_{\text{currentsource}} &= g_{m4} \cdot \gamma_{o4} \cdot \gamma_{o3} = (0.4 \text{ mS})(500 \text{ k}\Omega)(500 \text{ k}\Omega) \\
 &= 100 \text{ M}\Omega > 20 \text{ M}\Omega
 \end{aligned}$$

What does the design look like so far?



\Rightarrow Need voltage source for V_B . Use diode connected NMOS (M2B) between I_{REF} and PMOS



Make M_{2B} same size as M₂, $(\frac{w}{L})_{2B} = 50/2$ and:

$$V_{GS2} = V_{GS2B} = V_{Tn} + \sqrt{\frac{2I_{REF}}{(\frac{w}{L})_2 \mu_n C_{ox}}} = 1.4 \text{ V}$$

Output Voltage Swing

upswing : M4 must stay in saturation regime

$$V_{SD_4} \geq V_{SG_4} + V_{T_p} \implies V_{SD_4} \geq 1.5\text{ V} - 1\text{ V} = 0.5\text{ V}$$

Since $V_{S_4} = 3.5\text{ V} \implies V_{D_4} \leq 3\text{ V}$

down swing : M2 must stay in saturation regime

$$V_{DS_2} \geq V_{GS_2} - V_{T_n}, \quad V_{DS_2} \geq 1.4\text{ V} - 1.0\text{ V} = 0.4\text{ V}$$

Since $V_{S_2} = 0.6\text{ V}, \quad V_{D_2} \geq 1\text{ V}$

$$\implies \text{Swing is } 1.0\text{ V} \leq V_{out} \leq 3.0\text{ V}$$

MIT OpenCourseWare
<http://ocw.mit.edu>

6.012 Microelectronic Devices and Circuits

Spring 2009

For information about citing these materials or our Terms of Use, visit: <http://ocw.mit.edu/terms>.