

May 24, 2001 - Final Exam

SOLUTIONS		problem	grade
Name:		1	
Recitation:		2	
		3	
		4	
		5	
		total	


General guidelines (please read carefully before starting):

- Make sure to write your name on the space designated above.
- **Open book:** you can use any material you wish.
- All answers should be given in the space provided. Please do not turn in any extra material. If you need more space, use the back page.
- You have **180 minutes** to complete your exam.
- Make reasonable approximations and *state them*, i.e. quasi-neutrality, depletion approximation, etc.
- Partial credit will be given for setting up problems without calculations. **NO** credit will be given for answers without reasons.
- Use the symbols utilized in class for the various physical parameters, i.e. μ_n , I_D , E , etc.
- Every numerical answer must have the proper units next to it. Points will be subtracted for answers without units or with wrong units.
- Use $\phi = 0$ at $n_o = p_o = n_i$ as potential reference.
- Use the following fundamental constants and physical parameters for silicon and silicon dioxide at room temperature:

$$\begin{aligned}n_i &= 1 \times 10^{10} \text{ cm}^{-3} \\kT/q &= 0.025 \text{ V} \\q &= 1.60 \times 10^{-19} \text{ C} \\\epsilon_s &= 1.05 \times 10^{-12} \text{ F/cm} \\\epsilon_{ox} &= 3.45 \times 10^{-13} \text{ F/cm}\end{aligned}$$

1. (15 points) The figure below shows the measured transconductance characteristics of the n-channel MOSFET that you characterized in *Device Characterization Project #2*. Each of the lines represents a different value of V_{DS} , starting with $V_{DS,min} = 0.25 V$, in steps of $\Delta V_{DS} = 0.25 V$.

This device has $L = 1.5 \mu m$ and $W = 46.5 \mu m$.



- (1a) (10 points) In the space below, carefully sketch the g_m vs. V_{GS} characteristics predicted by the ideal MOSFET model presented in 6.012. Indicate the evolution of g_m for several values of V_{DS} . Derive suitable equations for each of the branches that you identify.

For V_{GS} right above threshold, the MOSFET is in saturation. g_m is given by:

$$g_m = \frac{W}{L} \mu_n C_{ox} (V_{GS} - V_T)$$

which is linearly dependent on V_{GS} and independent of V_{DS} .

As V_{GS} increases, the device eventually goes into the linear regime.
In this regime:

$$g_m = \frac{W}{L} M_n C_{ox} V_{DS}$$

which is linearly dependent on V_{DS} but independent of V_{GS} .


The boundary between the linear and saturation regimes is given by:

$$V_{DS} = V_{GS} - V_T$$

or

$$V_{GS} = V_{DS} + V_T$$

Assembling everything, the gm characteristics of an ideal MOSFET ought to look like:



(1b) (5 points) From the data shown in the figure above, estimate V_T and $\mu_n C_{ox}$ for the measured device.

V_T can be estimated from the onset of gm :

$$V_T \approx 0.7 \text{ V}$$

We can get an estimate for the value of $\mu_n C_{ox}$ by evaluating the transconductance for the first line, the one that corresponds to $V_{DS} = 0.25 \text{ V}$. From

$$gm = \frac{W}{L} \mu_n C_{ox} V_{DS}$$

we solve for $\mu_n C_{ox}$:


$$\mu_n C_{ox} = \frac{gm L}{W V_{DS}}$$

An average value of gm in this branch is $\sim 0.7 \text{ ms}$. Then

$$\mu_n C_{ox} = \frac{0.7 \times 10^{-3} \times 1.5}{46.5 \times 0.25} = 9 \times 10^{-5} \text{ A/V}^2 = 90 \text{ mA/V}^2$$

which is reasonable.

2. (15 points) Consider the two-stage BiCMOS differential amplifier below.



M1 and M2 are identical and are biased in the saturation regime. Q1 and Q2 are also identical and are biased in the forward active regime. Suitable parameters for these transistors are:

$$\text{nMOSFET: } V_T = 1 \text{ V and } \frac{W}{L} \mu_n C_{ox} = 0.1 \text{ mA/V}^2$$

$$\text{npn BJT: } \beta_F = 250, V_{BEon} = 0.7 \text{ V and } V_{CEsat} = 0.2 \text{ V}$$

The current sources I_1 and I_2 need at least 0.5 V across to operate properly.

(2a) (5 points) Compute the power dissipation of this amplifier.

The total current flowing from V_{CC} to V_{EE} is $I_1 + I_2 = 6 \text{ mA}$.

The power dissipated is then:

$$W = (V_{CC} - V_{EE}) (I_1 + I_2) : 10 \text{ V} \times 6 \text{ mA} : 60 \text{ mW}$$

(2b) (5 points) What constraint is imposed on R_D so that the amplifier can properly handle a maximum common-mode input of 3 V? (Express your answer as $R_D > X$ or $R_D < X$. Give value of X).

With a common-mode input, the drains of M1 and M2 are fixed at

$$V_D = V_{CC} - \frac{I_1}{2} R_D$$

For M1 and M2 to remain in saturation, V_D has to be above the gate voltage of these transistors minus the threshold voltage. That is,

$$V_D > V_{ICmax} - V_T$$

Then we need:

$$V_{CC} - \frac{I_1}{2} R_D > V_{ICmax} - V_T$$

or

$$R_D < \frac{2}{I_1} (V_{CC} + V_T - V_{ICmax}) = \frac{2}{1mA} (5 + 1 - 3) = 6 k\Omega$$

(2c) (5 points) If $R_D = 5 \text{ k}\Omega$, what is the maximum possible voltage swing of node V_{O2} with respect to ground? Give $V_{O2\min}$ and $V_{O2\max}$.

$V_{O2\min}$ could be set in two ways. First it could be set when all the current of the second differential pair swings over to Q2. In this case:

$$V_{O2\min} = V_{CC} - I_C R_C = 5 - 5 \text{ mA} \times 1 \text{ k}\Omega = 0 \text{ V}$$

But it could also be set by Q2 being driven into saturation. For $R_D = 5 \text{ k}\Omega$, the base of Q2 is at

$$V_B = V_{CC} - R_D \frac{I_C}{2} = 5 - 5 \text{ k}\Omega \times 0.5 \text{ mA} = 2.5 \text{ V}$$

Then when Q2 goes into saturation

$$V_{O2\min} = V_B - V_{BE(on)} + V_{CE(sat)} = 2.5 - 0.7 + 0.2 = 2.0 \text{ V}$$

Since this is higher than $V_{O2\min}$ calculated above, this is the most restrictive. Hence

$$\boxed{V_{O2\min} = 2.0 \text{ V.}}$$

$V_{O2\max}$ could occur when all the current swings over to Q1. This would give $V_{O2\max} = 5 \text{ V}$. But also when Q1 goes into saturation, we know this happens when $V_{C1} = 2 \text{ V}$. Then

$$I_{C1} = \frac{V_{CC} - V_{C1}}{R_C} = \frac{5 - 2.0}{1 \text{ k}} = 3 \text{ mA}$$


Hence $I_{C2} = 2 \text{ mA}$, and

$$\boxed{V_{O2\max} = V_{CC} - I_{C2} \times R_C = 5 - 2 \times 1 = 3 \text{ V}}$$

This is more restrictive. The total voltage swing is

$$\boxed{V_{\text{out swing}} = 1 \text{ V}}$$


3. (25 points) Consider the two-stage bipolar current amplifier shown below. At the input of this amplifier there is a signal source with an internal resistance $R_S = 2.5 \text{ k}\Omega$; at the output, there is a load characterized by $R_L = 2.5 \text{ k}\Omega$.



Both transistors in this amplifier are identical and are characterized by the following parameters: $\beta_F = 100$ and $V_A = 50 \text{ V}$. Treat all biasing current sources as ideal, that is, with infinite internal resistance.

(3a) (10 points) Draw a two-port low-frequency small-signal equivalent-circuit model of the first stage of this amplifier. Derive values for all elements of this two-port model.

A suitable equivalent circuit model for the first stage is:



R_{in1} , R_{out1} , and A_{v1} are function of the small signal parameters of the bipolar transistor; which are:

$$\gamma_{m1} = \frac{g_{FE}}{h_T} = \frac{1 \text{ mA}}{0.026} = 40 \text{ ms}$$

$$r_{in1} = \frac{\beta_F}{\gamma_{m1}} = \frac{100}{40 \text{ ms}} = 2.5 \text{ k}\Omega$$

$$r_{o1} = \frac{V_A}{I_C} = \frac{50 \text{ V}}{1 \text{ mA}} = 50 \text{ k}\Omega$$

[this page left blank intentionally]

We now know from the notes that for the common-base stage:

$$R_{in1} = \frac{1}{g_m1} = 25 \Omega$$

$$A_{i01} \approx -1$$

$$R_{out1} = r_o1 [1 + g_m1 (r_{n1} \parallel R_S)]$$

The parallel of r_{n1} and R_S is:


$$r_{n1} \parallel R_S = \frac{1}{\frac{1}{r_{n1}} + \frac{1}{R_S}} = \frac{1}{\frac{1}{2.5} + \frac{1}{2.5}} = 1.25 \text{ k}\Omega$$

Then

$$R_{out1} = 50 \text{ k} (1 + 40 \times 1.25) = 2.6 \text{ M}\Omega$$

(3b) (10 points) Draw a two-port low-frequency small-signal equivalent-circuit model of the second stage of this amplifier. Derive values for all elements of this two-port model.

The second stage of this amplifier is a common-emitter stage. Hence, a suitable two-port description is



Since the current through the second transistor is also 1 mA, the small-signal parameters for Q2 have the same value as those of Q1. Then, from the notes:


$$R_{in2} = r_{in2} = 2.5 \text{ k}\Omega$$

$$G_{m2} \approx g_{m2} = 40 \text{ mS}$$

$$R_{out2} = r_{o2} = 50 \text{ k}\Omega$$

(3c) (5 points) Calculate the loaded current gain $A_i = \frac{i_{out}}{i_s}$ of this amplifier.

Assembling the whole thing now:



At the input of the first stage, $R_s \gg R_{in1}$, hence

$$i_{in1} \approx i_s$$

Between the two stages, $R_{out1} \gg R_{in2}$, hence

$$V_{in2} \approx i_{in1} R_{in2}$$


At the output of the second stage, $R_{out2} \gg R_L$, then

$$i_{out} \approx G_m2 V_{in2}$$

Assembling everything

$$\begin{aligned} A_i &= \frac{i_{out}}{i_s} = \frac{i_{out}}{V_{in2}} \times \frac{V_{in2}}{i_{in1}} \times \frac{i_{in1}}{i_s} = G_m2 R_{in2} = \\ &= 40 \text{ mS} \times 2.5 \text{ k}\Omega = 100 \end{aligned}$$

4. (15 points) The diagram below shows an *unloaded* common-source amplifier with a current source supply. The adjoining table describes the relationship between device parameters and circuit parameters for this amplifier stage.



Device Parameters	Circuit Parameters			
	$ A_{vo} $	R_{in}	R_{out}	ω_H
$i_{SUP} \uparrow$	↓	-	↓	↑
$W \uparrow$	↑	-	-	↓
$\mu_n C_{ox} \uparrow$	↑	-	-	↓
$L \uparrow$	↑	-	↑	↓

In this table, when changing one of the device parameters, adjustments are made to V_{GG} , the gate bias, so that none of the other parameters are affected.

In this problem, you have to fill the fourth column of this table that contains the 3dB bandwidth of the amplifier. Use the same format as in the rest of the table and indicate in what direction ω_H will change when the device parameters increase one at a time. Nothing else changes, except perhaps for V_{GG} as explained above. In the space below, provide an explanation for your entry. *If there is no explanation, there are no points!*

(4a) (3 points) If $i_{SUP} \uparrow$, how does ω_H change? Select: - , ↓. Why?

The 3dB bandwidth of a common-source stage is given by:

$$\omega_{3dB} = \frac{1}{R_S [C_{gs} + C_{gd}(1 + |A_{vo}|) + (f_0/R_{dc}) C_{db}]}$$

If $i_{SUP} \uparrow$, in the table above indicates, $|A_{vo}| \downarrow$ and $R_{out} = R_{dc} \downarrow$. Both things imply that $\omega_{3dB} \uparrow$.

(4b) (3 points) If $W \uparrow$, how does ω_H change? Select: \uparrow , $-$, \downarrow Why?

If $W \uparrow$ keeping the current constant, all capacitors increase in size and $|Avol| \uparrow$. Then, all this implies in the formula that $w_{3de} \downarrow$

(4c) (3 points) If $\mu_n C_{ox} \uparrow$, how does ω_H change? Select: \uparrow , $-$, \downarrow Why?

If $\mu_n C_{ox} \uparrow$ while keeping the current constant means that $|Avol| \uparrow$. Then $w_{3de} \downarrow$

(4d) (3 points) If $L \uparrow$, how does ω_H change? Select: \uparrow , $-$, \downarrow . Why?

If $L \uparrow$ while keeping the current constant, C_{p} increases, also $|A_{\text{vol}}| \uparrow$ and $R_{\text{out}} = r_{\text{o}} \parallel r_{\text{oc}} \uparrow$, then $\omega_{\text{ZDP}} \downarrow$


(4e) (3 points) If we now connect the output of the amplifier to a load resistance $R_L \ll r_o // r_{\text{oc}}$, how does ω_H change? Select: \uparrow , $-$, \downarrow . Why?

Connecting at the output $R_L \ll r_{\text{o}} \parallel r_{\text{oc}}$ means that

$$R_{\text{out}}' = R_L \parallel r_{\text{o}} \parallel r_{\text{oc}} \approx R_L \ll r_{\text{o}} \parallel r_{\text{oc}}$$

Hence the time constant associated with C_{db} goes down and so does $|A_{\text{vol},\text{LP}}|$ due to the output loading. All this means that $\omega_{\text{ZDP}} \uparrow$

5. (30 points) Consider the following CMOS amplifier:



The devices are characterized by the following parameters:

nMOS: $L_n = 1 \mu m$, $W_n = 4 \mu m$, $\mu_n C_{ox} = 50 \mu A/V^2$, $V_{Tn} = 1 V$, $\lambda_n = 0.1 V^{-1}$, $C_{gsn} = 6 fF$, $C_{gdn} = 1 fF$, $C_{dbn} = 5 fF$.

pMOS: $L_p = 1 \mu m$, $W_p = 8 \mu m$, $\mu_p C_{ox} = 25 \mu A/V^2$, $V_{Tp} = -1 V$, $\lambda_p = 0.1 V^{-1}$, $C_{gsp} = 12 fF$, $C_{gdp} = 2 fF$, $C_{dbp} = 10 fF$.

Other values are: $V_{DD} = 5 V$, $V_{SS} = -5 V$, $R_S = 1 k\Omega$, and $R_L = 1 k\Omega$.

(5a) (5 points) Compute the value of V_{GG} required to obtain a quiescent output voltage $V_{OUT} = 0 V$.


At low frequency, this is a completely symmetric inverter stage, thus $V_{Th} = -V_{Tp}$, $\frac{V_n}{L_n} \mu_n C_{ox} = \frac{W_p}{L_p} \mu_p C_{ox}$, and $\lambda_n = \lambda_p$. Then, in order to obtain a quiescent $V_{out} = 0 V$, we need $V_{GG} = 0 V$.

We could compute this also by noting that if $V_{out} = 0$, then there is no current through R_L and as a result, $I_{Dn} = I_{Dp}$. Then

$$\bar{I}_D = \frac{1}{2} \frac{W_n}{L_n} \mu_n C_{ox} (V_{GG} - V_{IS} - V_{Th})^2 = \frac{1}{2} \frac{W_p}{L_p} \mu_p C_{ox} (V_{DD} - V_{TG} + V_{Tp})^2$$

Solving this yields $V_{TG} = 0 V$.


A low-frequency small-signal equivalent circuit model for this amplifier in an *unloaded* configuration at the bias point specified in part (5a) is given below:



with $G_{mo} = 1.6 \text{ mS}$ and $R_{out} = 3.1 \text{ k}\Omega$.

(5b) (5 points) Calculate the *loaded* voltage gain of the entire CMOS amplifier (don't be alarmed if it comes out a bit small, this is not a very good amplifier).

The complete small-signal equivalent circuit model for the entire amplifier is, then:



v_{in} is

$$v_{out} = -G_{mo} (R_{out} // R_L) v_{in}$$

and


$$v_{in} = v_i$$

then, the overall voltage gain is:


$$A_v = \frac{v_{out}}{v_i} = -G_{mo} (R_{out} + R_L) = -1.6 \cdot \frac{\frac{1}{3.1} + \frac{1}{1}}{\frac{1}{3.1} + \frac{1}{1}} = -1.2$$

(5c) (15 points) Estimate the 3 dB bandwidth of the entire CMOS amplifier (that is, in its loaded configuration). To do this, calculate the time constant of each capacitor at a time (six capacitors at 2 points each). Then compute the 3 dB bandwidth in Hz (3 points).

A complete high-frequency small-signal equivalent circuit model of this stage is:



This can be collapsed in the following way:



It is easy to compute the time constants of each capacitor because the topology of this circuit is identical to that of a common-source stage.

$$\underline{C_{gp}} \quad \tau_{gpn} = R_s C_{gp} = 1k \times 6 \times 10^{-15} F = 6 \times 10^{-12} s$$

$$\underline{C_{gdp}} \quad \tau_{gdp} = 2\tau_{gpn} = 12 \times 10^{-12} s$$

$$\underline{C_{gd1}} \quad \tau_{gd1} \approx R_s C_{gd1} (1 + |Av|) = 1k \times 10^{-15} (1 + 1.2) = 2.2 \times 10^{-12} s$$

$$\underline{C_{gd2}} \quad \tau_{gd2} = 2 \tau_{gd1} \approx 4.4 \times 10^{-12} s$$

[this page left intentionally blank]

Cdbn

$$\tau_{\text{dbn}} = \frac{C_{\text{dbn}} R_{\text{out}}}{R_{\text{out}}} = \underbrace{C_{\text{dbn}} R_{\text{L}} // R_{\text{on}} // R_{\text{op}}}_{R_{\text{out}}} =$$
$$= 5 \times 10^{-15} \times \frac{1}{\frac{1}{1\text{K}} + \frac{1}{31\text{K}}} = 3.8 \times 10^{-12} \text{ s}$$

Cdbp

$$\tau_{\text{dbp}} = 2\tau_{\text{dbn}} = 7.6 \times 10^{-12} \text{ s}$$

ω_H is then:

$$\omega_H = \frac{1}{\sum \tau_i} = \frac{1}{3 \times 6 \times 10^{-12} + 3 \times 2.2 \times 10^{-12} + 3 \times 3.8 \times 10^{-12}} = 2.8 \times 10^{10} \text{ rad/s}$$


and in Hz

$$f_H = \frac{\omega_H}{2\pi} = 6.6 \times 10^9 \text{ Hz} = 6.6 \text{ GHz}$$

(5d) (5 points) Calculate the voltage swing of the output node of this amplifier in its loaded configuration.

The upswing is limited by the PMOS going into the linear regime. The downswing will be set by the NMOS going into the linear regime. Since there is complete symmetry, the upswing and the downswing are identical. We only need to compute one of them.

We can easily compute the downswing in the following way:



the NMOS goes into the linear regime when

$$V_{GD} = V_T$$

Since the equivalent bias for both the input and the output is 0, when V_T swings up by ΔV_{in} , then

$$V_F = \Delta V_{in}$$

$$V_D = -|A_v| \Delta V_{in}$$

Then

$$V_{GD} = (1 + |A_v|) \Delta V_{in} = V_T$$

So we have a problem when

$$\Delta V_{in} = \frac{V_T}{1 + |A_v|} = \frac{1}{1 + 1.2} = 0.46 \text{ V}$$

The downswing at the output is

$$\Delta V_{out} = -|A_v| \Delta V_{in} = -1.2 \times 0.46 = -0.55 \text{ V}$$

And the total swing is then


$$V_{swing} = 2 \times 0.55 = 1.1 \text{ V}$$

There are other ways to compute this.

(5d) (5 points) Calculate the voltage swing of the output node of this amplifier in its loaded configuration.

The upswing is limited by the PMOS going into the linear regime. The downswing will be set by the NMOS going into the linear regime. Since there is complete symmetry, the upswing and the downswing are identical. We only need to compute one of them.

We can easily compute the downswing in the following way.



The NMOS goes into the linear regime when

$$V_{GD} = V_T$$

Since the equivalent bias for both the input and the output is 0, when V_T swings up by ΔV_{in} , then

$$V_F = \Delta V_{in}$$

$$V_D = -|A_v| \Delta V_{in}$$

Then

$$V_{GD} = (1 + |A_v|) \Delta V_{in} = V_T$$

So we have a problem when

$$\Delta V_{in} = \frac{V_T}{1 + |A_v|} = \frac{1}{1 + 1.2} = 0.46 \text{ V}$$

The downswing at the output is

$$\Delta V_{out} = -|A_v| \Delta V_{in} = -1.2 \times 0.46 = -0.55 \text{ V}$$

And the total swing is then

$$V_{swing} = 2 \times 0.55 = 1.1 \text{ V}$$

There are other ways to compute this.