

## **Lecture 11 - MOSFET (III)**

### **MOSFET EQUIVALENT CIRCUIT MODELS**

October 18, 2005

#### **Contents:**

1. Low-frequency small-signal equivalent circuit model
2. High-frequency small-signal equivalent circuit model

#### **Reading assignment:**


Howe and Sodini, Ch. 4, §4.5-4.6

## Key questions

- What is the topology of a small-signal equivalent circuit model of the MOSFET?
- What are the key dependencies of the leading model elements in saturation?

# 1. Low-frequency small-signal equivalent circuit model

Regimes of operation of MOSFET:



- *Cut-off:*

$$I_D = 0$$

- *Linear:*

$$I_D = \frac{W}{L} \mu_n C_{ox} \left( V_{GS} - \frac{V_{DS}}{2} - V_T \right) V_{DS}$$

- *Saturation:*


$$I_D = I_{Dsat} = \frac{W}{2L} \mu_n C_{ox} (V_{GS} - V_T)^2 [1 + \lambda(V_{DS} - V_{DSsat})]$$

Effect of back bias:

$$V_T(V_{BS}) = V_{To} + \gamma (\sqrt{-2\phi_p - V_{BS}} - \sqrt{-2\phi_p})$$


## Small-signal device modeling

In many applications, interested in response of device to a *small-signal* applied on top of bias:



Key points:

- Small-signal is *small*  
⇒ response of non-linear components becomes linear
- Can separate response of MOSFET to bias and small signal.
- Since response is linear, *superposition* can be used  
⇒ effects of different small signals are independent from each other



Mathematically:

$$i_d(V_{GS} + v_{gs}, V_{DS} + v_{ds}, V_{BS} + v_{bs}) \simeq$$

*non linear*

$$\rightarrow I_D(V_{GS}, V_{DS}, V_{BS}) + \underbrace{\frac{\partial I_D}{\partial V_{GS}}|_Q v_{gs} + \frac{\partial I_D}{\partial V_{DS}}|_Q v_{ds} + \frac{\partial I_D}{\partial V_{BS}}|_Q v_{bs}}$$

where  $Q \equiv \text{bias point } (V_{GS}, V_{DS}, V_{BS})$  *linear*

Small-signal  $i_d$ :

$$i_d \simeq g_m v_{gs} + g_o v_{ds} + g_{mb} v_{bs}$$

Define:

*Mho, or  $\sim^{-1}$*

$g_m \equiv \text{transconductance } [S]$

$g_o \equiv \text{output or drain conductance } [S]$

$g_{mb} \equiv \text{backgate transconductance } [S]$

Then:

$$g_m \simeq \frac{\partial I_D}{\partial V_{GS}}|_Q \quad g_o \simeq \frac{\partial I_D}{\partial V_{DS}}|_Q \quad g_{mb} \simeq \frac{\partial I_D}{\partial V_{BS}}|_Q$$

## □ Transconductance

In saturation regime:

$$I_D = \frac{W}{2L} \mu_n C_{ox} (V_{GS} - V_T)^2 [1 + \lambda(V_{DS} - V_{DSsat})]$$



*Second order*

Then (neglecting channel length modulation):


$$g_m = \frac{\partial I_D}{\partial V_{GS}}|_Q \simeq \frac{W}{L} \mu_n C_{ox} (V_{GS} - V_T)$$

Rewrite in terms of  $I_D$ :


$$g_m = \sqrt{2 \frac{W}{L} \mu_n C_{ox} I_D}$$



# Transconductance of $3 \mu\text{m}$ nMOSFET ( $V_{DS} = 2 \text{ V}$ ):



Equivalent circuit model representation of  $g_m$ :



B .

## □ Output conductance

In saturation regime:



$$I_D = \frac{W}{2L} \mu_n C_{ox} (V_{GS} - V_T)^2 [1 + \lambda(V_{DS} - V_{DSsat})]$$

Then:


$$g_o = \frac{\partial I_D}{\partial V_{DS}}|_Q = \underbrace{\frac{W}{2L} \mu_n C_{ox} (V_{GS} - V_T)^2 \lambda}_{I_D} \simeq \lambda I_D \propto \frac{I_D}{L}$$

Output resistance is inverse of output conductance:


$$r_o = \frac{1}{g_o} \propto \frac{L}{I_D}$$



Output conductance of  $3 \mu m$  nMOSFET:



Equivalent circuit model representation of  $g_o$ :



B .

## □ Backgate transconductance

In saturation regime (neglect channel-length modulation):

$$I_D \simeq \frac{W}{2L} \mu_n C_{ox} (V_{GS} - V_T)^2$$

↑  $V_T$  ( $V_{GS}$ )

Then:

$$g_{mb} = \frac{\partial I_D}{\partial V_{BS}} \Big|_Q = \underbrace{\frac{W}{L} \mu_n C_{ox} (V_{GS} - V_T)}_{g_m} \left( -\frac{\partial V_T}{\partial V_{BS}} \Big|_Q \right)$$

Since:

$$V_T(V_{BS}) = V_{To} + \gamma (\sqrt{-2\phi_p - V_{BS}} - \sqrt{-2\phi_p})$$

Then:


$$\frac{\partial V_T}{\partial V_{BS}} \Big|_Q = \frac{-\gamma}{2\sqrt{-2\phi_p - V_{BS}}}$$

All together:


$$g_{mb} = \frac{\gamma g_m}{2\sqrt{-2\phi_p - V_{BS}}}$$

$g_{mb}$  inherits all dependencies of  $g_m$


Body of MOSFET is a true gate: output characteristics for different values of  $V_{BS}$  ( $V_{BS} = 0 - (-3)$  V,  $\Delta V_{BS} = -0.5$  V,  $V_{GS} = 2$  V):



Equivalent circuit model representation of  $g_{mb}$ :




Complete MOSFET small-signal equivalent circuit model for low frequency:



## 2. High-frequency small-signal equivalent circuit model

Need to add capacitances. In saturation:



$C_{gs} \equiv$  intrinsic gate capacitance  
+ overlap capacitance,  $C_{ov}$  (+fringe)

$C_{gd} \equiv$  overlap capacitance,  $C_{ov}$   
(+fringe)


$C_{gb} \equiv$  (only parasitic capacitance)

$C_{sb} \equiv$  source junction depletion capacitance  
+sidewall (+channel-substrate capacitance)

$C_{db} \equiv$  drain junction depletion capacitance  
+sidewall

(Items in brackets - of second order; will neglect in 6.012)

Complete MOSFET high-frequency small-signal equivalent circuit model:



Plan for development of capacitance model:

- Start with  $C_{gs,i}$ 
  - compute gate charge  $Q_G = -(Q_N + Q_B)$
  - compute how  $Q_G$  changes with  $V_{GS}$
- Add pn junction capacitances

## Inversion layer charge in saturation

$$Q_N(V_{GS}) = W \int_0^L Q_n(y) dy = W \int_0^{V_{GS}-V_T} Q_n(V_c) \frac{dy}{dV_c} dV_c$$

change variables:  $y \rightarrow V_c$

But:

$$-E_y(y) = \frac{dV_c}{dy} = -\frac{I_D}{W\mu_n Q_n(V_c)}$$

Then:

$$Q_N(V_{GS}) = -\frac{W^2 L \mu_n}{I_D} \int_0^{V_{GS}-V_T} Q_n^2(V_c) dV_c$$

Remember:

$$Q_n(V_c) = -C_{ox}(V_{GS} - V_c - V_T)$$

Then:

$$Q_N(V_{GS}) = -\frac{W^2 L \mu_n C_{ox}^2}{I_D} \int_0^{V_{GS}-V_T} (V_{GS} - V_c - V_T)^2 dV_c$$

Do integral, substitute  $I_D$  in saturation and get:

$$Q_N(V_{GS}) = -\frac{2}{3}WLC_{ox}(V_{GS} - V_T)$$

Gate charge:

$$Q_G(V_{GS}) = -Q_N(V_{GS}) - Q_{B,max}$$

← independent of  $V_{GS}$

Intrinsic gate-to-source capacitance:

$$C_{gs,i} = \frac{dQ_G}{dV_{GS}} = \frac{2}{3}WL \underbrace{C_{ox}}_{\substack{\text{"geometric" } \\ \text{gate-channel} \\ \text{capacitance}}}$$

channel charge non uniform  
in y


Must add overlap capacitance:

$$C_{gs} = \frac{2}{3}WL C_{ox} + WC_{ov}$$

$F/cm^2$        $F/cm$

Gate-to-drain capacitance - only overlap capacitance:

$$C_{gd} = WC_{ov}$$



Body-to-source capacitance = source junction capacitance:

$$C_{sb} = C_j + C_{jsw} = WL_{diff} \sqrt{\frac{q\epsilon_s N_a}{2(\phi_B - V_{BS})}} + (2L_{diff} + W)C_{JSW}$$

*area sidewall*

*f/cm<sup>2</sup>*


Body-to-drain capacitance = drain junction capacitance:

$$C_{db} = C_j + C_{jsw} = WL_{diff} \sqrt{\frac{q\epsilon_s N_a}{2(\phi_B - V_{BD})}} + (2L_{diff} + W)C_{JSW}$$

*inner sidewall charge of junctions part of C<sub>db</sub>*

## Key conclusions

High-frequency small-signal equivalent circuit model of MOSFET:



In saturation:

$$g_m \propto \sqrt{\frac{W}{L} I_D}$$

$$g_o \propto \frac{I_D}{L}$$

$$C_{gs} \propto WLC_{ox}$$