


Homework #8 - November 4, 2005

Due: November 10, 2005 at lecture (noon latest)
(late homework will not be accepted)

Please write your recitation session time on your problem set solution.


1. [30 points] Below is a sketch *not to scale* of the minority carrier distribution across the quasi-neutral regions of a forward-biased p-n diode. For this diode, $W_p - x_p = 10 \mu\text{m}$, $W_n - x_n = 10 \mu\text{m}$, $D_n = 25 \text{ cm}^2/\text{s}$, and $D_p = 10 \text{ cm}^2/\text{s}$. The area of the junction is $5 \mu\text{m}^2$.



- Calculate the hole current injected into the n-side of the diode.
- Calculate the electron current injected into the p-side of the diode.
- Calculate the diffusion capacitance associated with carrier storage on the n-side of the diode.
- Calculate the diffusion capacitance associated with carrier storage on the p-side of the diode.
- How much should the voltage across the junction increase if we wish to double the total current through the diode?
- If we increase the voltage in the manner suggested in the previous question, what happens to the total diffusion capacitance of the diode?

- g) What is the ratio of the doping levels across the junction: N_a/N_d ?
- h) In what direction should N_a/N_d change if we wish to redesign the diode so as to get less diffusion capacitance at the same current level? (Assume that in redesigning the diode D_n , D_p , $W_n - x_n$, and $W_p - x_p$ do not change).
Choose one: N_a/N_d must increase. N_a/N_d must decrease. Explain.

2. [20 points] The equivalent circuit of a p⁺-n diode that you are trying to reverse engineer is measured at room temperature for two different bias points, one forward ($I = 1 \text{ mA}$) and another one reverse ($V = -10 \text{ V}$). The results are sketched below:



Based on your understanding of the technology that has been used, you are pretty sure that you can assume that the diode is very abrupt (that is $N_a \gg N_d$) and that all minority carrier behavior is dominated by the lowly-doped side. On the microscope, you measure the area of the diode and you find it to be $10 \mu\text{m}^2$.

- Estimate the doping level on the n side, N_d .
- Estimate the thickness of the n region, W_n .
- Verify whatever assumptions you needed to make.

3. [50 points] Design a family of Asymmetric Inverters

As an additional step towards the 6.012 design project, in this problem you will simulate the dynamic behaviour of the CMOS inverter. After this homework assignment you will have all of the skills necessary to focus on the design of the project and use Cadence to the utmost.

CMOS standard cells are collections of different types (inverter, NAND, DFF etc.) and sizes of CMOS gates. Different sizes of gates are designed to drive different sizes of capacitive loads with some nominal delay and rise time. In this homework we will extend the design of

our asymmetric inverter from the last homework into a family of inverters designed to drive three different sizes of capacitive load (50 fF , 150 fF , 500 fF) with the same maximum delay (400 ps).

Design a family of CMOS inverters. The DC behaviour must satisfy the following. The input range is 0 to 3.3 V . The output range is 0 to 5 V . The DC transfer function must have an output equal to 2.5 V when the input equals 1.65 V . The transient behaviour is as follows. For an input signal of a 1 MHz square wave with rise and fall times of 1 ns , the delay (rising or falling) must be smaller than 400 ps . Design to obtain minimum power.

In the last homework you designed an inverter that operated with an input from 0 to 3.3 V and an output from 0 to 5 V . Start from an inverter ($W_p = 3 \mu m$, $L_p = 1.5 \mu m$, $W_n = 12.5 \mu m$ and $L_n = 1.5 \mu m$) which is designed so that $V_{out} = 2.5 V$ when $V_{in} = 1.65 V$.

Use $V_{dd} = 5 V$. Use the device models from the Cadence Tutorial. The minimum and maximum lengths are 1.5 μm and 100 μm with a 0.5 μm stepsize. The minimum and maximum widths are 3.0 μm and 100 μm with a 0.5 μm stepsize.

- a) [30 points] Describe a procedure in Cadence that allows you to size an inverter (W_p , L_p , W_n , L_n) so that given a load capacitance C_L and an input rise or fall time of 1 ns you achieve a maximum delay through the inverter of 400 ps or less and minimum power.

Hint: Think about how you can change the delay of the inverter when the C_L changes without changing the V_M of the inverter.

- b) [10 points] Use your method to fill in the following table.

C_L	W_p	L_p	W_n	L_n	S_{inv}	Power	t_{PHL}	t_{PLH}
50 fF								
150 fF								
500 fF								

Note: $S_{inv} = \frac{W_p}{L_p} \frac{L_n}{W_n}$

Be sure to check that your inverter still has an output equal to 2.5 V when its input is 1.65 V .

- c) [10 points] Provide plots showing $Power$, t_{PHL} , t_{PLH} to back up your claims.