


6.004 Computation Structures
Spring 2009

For information about citing these materials or our Terms of Use, visit: <http://ocw.mit.edu/terms>.

Cost/Performance Tradeoffs: a case study

Digital Systems Architecture 1.01



Lab #3 due tonight!

6.004 - Spring 2009

3/5/09

modified 2/23/09 10:44

L09 - Multipliers 1

Making a $2n$ -bit multiplier using n -bit multipliers

Given n -bit multipliers:

$$\begin{array}{c} a \\ \times \\ b \end{array} = \begin{array}{c} ab \\ 2n \text{ bits} \end{array}$$

$$\begin{array}{c} a_H \quad a_L \\ \times \\ b_H \quad b_L \end{array} = \begin{array}{c} a_H b_L \\ a_L b_H \\ a_L b_L \end{array}$$

Synthesize $2n$ -bit multipliers:

$$\begin{array}{c} a \\ \times \\ b \\ 2n \text{ bits} \end{array} = \begin{array}{c} + \\ \begin{array}{c} a_H b_H \\ a_L b_H \\ a_L b_L \end{array} \end{array} = \begin{array}{c} ab \\ 4n \text{ bits} \end{array}$$

6.004 - Spring 2009

3/5/09

L09 - Multipliers 3

Binary Multiplication

$$\begin{array}{r} a \\ \times \\ b \\ \hline a \ b \end{array}$$

a, b n bits
 $a \ b$ $2n$ bits

EASY PROBLEM: design combinational circuit to multiply tiny (1-, 2-, 3-bit) operands...

HARD PROBLEM: design circuit to multiply BIG (32-bit, 64-bit) numbers

$$\text{since } (2^n - 1)^2 < 2^{2n}$$

We can make big multipliers out of little ones!

Engineering Principle:
Exploit STRUCTURE in problem.

6.004 - Spring 2009

3/5/09

L09 - Multipliers 2

Our Basis:

$n=1$: minimalist starting point

Multiplying two 1-bit numbers is pretty simple:

$$\begin{array}{c} a \\ \times \\ b \end{array} = \begin{array}{c} O \\ ab \end{array}$$

Of course, we could start with optimized combinational multipliers for larger operands; e.g.

$$\begin{array}{ccc} a_1 a_0 & \xrightarrow{2} & \text{2-bit Multiplier} \\ b_1 b_0 & \xrightarrow{2} & \end{array} \xrightarrow{4} c_3 c_2 c_1 c_0$$

the logic gets more complex, but some optimizations are possible...

6.004 - Spring 2009


3/5/09

L09 - Multipliers 4

Our induction step:

2n-bit by 2n-bit multiplication:

1. Divide multiplicands into n-bit pieces
2. Form 2n-bit partial products, using n-bit by n-bit multipliers.
3. Align appropriately
4. Add.



Induction: we can use the same structuring principle to build a 4n-bit multiplier from our newly-constructed 2n-bit ones...

6.004 - Spring 2009


3/5/09

L09 - Multipliers 5

Brick Wall view of partial products

Making 4n-bit multipliers from n-bit ones: 2 "induction steps"

$$\begin{array}{cccc} a_3 & a_2 & a_1 & a_0 \\ \times & b_3 & b_2 & b_1 & b_0 \\ \hline \end{array}$$



6.004 - Spring 2009

3/5/09


L09 - Multipliers 6

Multiplier Cookbook: Chapter 1


Given problem:

$$\begin{array}{cccc} a_3 & a_2 & a_1 & a_0 \\ \times & b_3 & b_2 & b_1 & b_0 \end{array}$$

Step 1: Form (& arrange)
Partial Products:



Subassemblies:
• Partial Products
• Adders



Step 2: Sum

Performance/Cost Analysis

"Order Of" notation:

$$g(n) \text{ is of order } f(n) \quad g(n) = \Theta(f(n))$$

$g(n) = \Theta(f(n))$ if there exist $C_2 \geq C_1 > 0$, such that for all but finitely many integral $n \geq 0$

$$c_1 \cdot f(n) \leq g(n) \leq c_2 \cdot f(n)$$

$$g(n) = O(f(n))$$

Example:

$$n^2 + 2n + 3 = \Theta(n^2)$$

since

$$n^2 \leq (n^2 + 2n + 3) \leq 2n^2$$

"almost always"

$\Theta(\dots)$ implies both inequalities; $O(\dots)$ implies only the second.

Partial Products:

$$n^2 = \Theta(n^2)$$

$$2n-2 = \Theta(n)$$

$$2n = \Theta(n)$$

$$\text{Hardware Cost: } ? = \Theta(n^2)$$

Latency: $O(n^2) ??$

6.004 - Spring 2009

3/5/09



L09 - Multipliers 7

6.004 - Spring 2009

3/5/09

L09 - Multipliers 8

Observations:



$\Theta(n^2)$ partial products.
 $\Theta(n^2)$ full adders.
Hmmm.

6.004 - Spring 2009

3/5/09

L09 - Multipliers 9


Repackaging Function

Engineering Principle #2:

Put the Solution where the Problem is.



$\Theta(n^2)$ partial products.
 $\Theta(n^2)$ full adders.



How about n^2 blocks, each doing a little multiplication and a little addition?


6.004 - Spring 2009

3/5/09

L09 - Multipliers 10

Goal:


Array of Identical Multiplier Cells



Necessary Component: Full Adder

Takes 2 addend bits plus carry bit. Produces sum and carry output bits.

CASCADE to form an n-bit adder.




6.004 - Spring 2009

3/5/09

L09 - Multipliers 11

Design of 1-bit multiplier "Brick":




Brick design:

- AND gate forms 1x1 product
- 2-bit sum propagates from top to bottom
- Carry propagates to left

Wastes some gates... but consider (say) optimized 4x4-bit brick!

- Array Layout:
- operand bits bused diagonally
 - Carry bits propagate right-to-left
 - Sum bits propagate down




6.004 - Spring 2009

3/5/09

L09 - Multipliers 12

Latency revisited

Here's our combinational multiplier:




6.004 - Spring 2009

3/5/09

L09 - Multipliers 13

Multiplier Cookbook: Chapter 2

Combinational Multiplier:



Hardware for n by n bits:	$\Theta(n^2)$
Latency:	$\Theta(n)$
Throughput:	$\Theta(1/n)$

Note: lots of tricks are available to make a faster combinational multiplier...

6.004 - Spring 2009


3/5/09

L09 - Multipliers 14

Combinational Multiplier: best bang for the buck?

Suppose we have LOTS of multiplications.

Can we do better from a cost/performance standpoint?



6.004 - Spring 2009

3/5/09


L09 - Multipliers 15

The Pipelining Bandwagon... where do I get on?

WE HAVE:

- Pipeline rules - "well formed pipelines"
- Plenty of registers
- Demand for higher throughput.

What do we do? Where do we define stages?




6.004 - Spring 2009

3/5/09

L09 - Multipliers 16

Stupid Pipeline Tricks



gotta break
that long
carry chain!


Stages: $\Theta(n)$
Clock Period: $\Theta(n)$
Hardware cost for n by n bits: $\Theta(n^2)$
Latency: $\Theta(n^2)$
Throughput: $\Theta(1/n)$

6.004 - Spring 2009

3/5/09

L09 - Multipliers 17

Even Stupider Pipeline Tricks



WORSE idea:

- Doesn't break long combinational paths
- NOT a well-formed pipeline...
 - ... different register counts on alternative paths
 - ... data crosses stage boundaries in both directions!

Back to basics:

what's the point of pipelining, anyhow?

6.004 - Spring 2009


3/5/09

L09 - Multipliers 18

Breaking $\Theta(n)$ combinational paths

LONG PATHS go down, to left:

- Break array into diagonal slices
- Segment every long combinational path



GOAL: $\Theta(n)$ stages; $\Theta(1)$ clock period!

6.004 - Spring 2009

3/5/09


L09 - Multipliers 19

Multiplier Cookbook: Chapter 3

Stages: $\Theta(n)$
Clock Period: $\Theta(1)$
Hardware cost for n by n bits: $\Theta(n^2)$
Latency: $\Theta(n)$
Throughput: $\Theta(1)$

- Well-formed pipeline (careful!)
- Constant (high!) throughput, independently of operand size.

... but suppose we don't need the throughput?



6.004 - Spring 2009

3/5/09


L09 - Multipliers 20

Moving down the cost curve...

Suppose we have INFREQUENT multiplications... pipelining doesn't help us.


Can we do better from a cost/ performance standpoint?

Hmmm, do I really need all these extras?



(Ridiculous?) Extremes Dept...

Cost minimization: how far can we go?




Suppose we want to minimize hardware (at any cost)...

- Consider bit-serial!
- Form and add 1-bit partial product per clock
- Reuse single "brick" for each bit b_j of slice;
- Re-use slice for each bit of a operand

Multiplier Cookbook: Chapter 4

Sequential Multiplier:

- Re-uses a single n-bit "slice" to emulate each pipeline stage
- a operand entered serially
- Lots of details to be filled in...



Stages: 1

Clock Period: $\Theta(1)$ (constant!)

Hardware cost for n by n bits: $\Theta(n)$


Latency: $\Theta(n)$

Throughput: $\Theta(1/n)$

Multiplier Cookbook: Chapter 5

Bit Serial multiplier:

- Re-uses a single brick to emulate an n-bit slice
- both operands entered serially
- $O(n^2)$ clock cycles required
- Needs additional storage (typically from existing registers)



Stages: $\Theta(1/n)$

Clock Period: $\Theta(1)$ (constant)

Hardware cost for n by n bits: $\Theta(1) + ?$

Latency: $\Theta(n^2)$

Throughput: $\Theta(1/n^2)$

Summary:

Scheme:	\$	Latency	Thruput
Combinational	$\Theta(n^2)$	$\Theta(n)$	$\Theta(1/n)$
N-pipe	$\Theta(n^2)$	$\Theta(n)$	$\Theta(1)$
Slice-serial	$\Theta(n)$	$\Theta(n)$	$\Theta(1/n)$
Bit-serial	$\Theta(1)^*$	$\Theta(n^2)$	$\Theta(1/n^2)$

Lots more multiplier technology: fast adders, Booth Encoding, column compression, ...