


6.002

**CIRCUITS AND
ELECTRONICS**


Energy, CMOS

Cite as: Anant Agarwal and Jeffrey Lang, course materials for 6.002 Circuits and Electronics, Spring 2007. MIT OpenCourseWare (<http://ocw.mit.edu/>), Massachusetts Institute of Technology. Downloaded on [DD Month YYYY].

Review



- T_1 : closed open
 T_2 : open closed



$$T = T_1 + T_2 = \frac{1}{f}$$

$$\bar{P} = CV_S^2 f$$


★★

Reading: Section 11.5 of A & L.

Cite as: Anant Agarwal and Jeffrey Lang, course materials for 6.002 Circuits and Electronics, Spring 2007. MIT OpenCourseWare (<http://ocw.mit.edu/>), Massachusetts Institute of Technology. Downloaded on [DD Month YYYY].

Review

Inverter —



Square wave input

$$\overline{P} = \frac{V_S^2}{2R_L} + CV_S^2 f$$

\overline{P}_{STATIC}

independent of f.
MOSFET ON half
the time.

In standby mode, half
the gates in a chip can
be assumed to be on.

So \overline{P}_{STATIC} per gate is
still $\frac{V_S^2}{2R_L}$.

$$T = \frac{1}{f}$$

$$\overline{P}_{DYNAMIC}$$

$$R_L \gg R_{ON}$$

$$\frac{T}{2} \gg "RC"$$

time constant

related to switching
capacitor.

In standby mode,
 $f \rightarrow 0$,
so dynamic power is 0

Review

$$\bar{P} = \frac{V_S^2}{2R_L} + CV_S^2 f$$

Chip with 10^6 gates clocking at 100 MHz

$$C = 1f F, R_L = 10 K\Omega, f = 100 \times 10^6, V_S = 5V$$

$$\bar{P} = 10^6 \left[\frac{5^2}{2 \times 10 \times 10^3} + 10^{-15} \times 5^2 \times 100 \times 10^6 \right]$$

$$= 10^6 [1.25 \text{ milliwatts} + 2.5 \mu \text{watts}]$$

1.25KWatts

+ 2.5Watts

problem!


not bad

- independent of f
- also standby power
(assume $\frac{1}{2}$ MOSFETs ON if $f \rightarrow 0$)
- must get rid of this!

- αf
- αV_S^2
reduce V_S
 $5V \rightarrow 1V$
 $2.5V \rightarrow 150mW$

How to get rid of static power


Intuition:



Cite as: Anant Agarwal and Jeffrey Lang, course materials for 6.002 Circuits and Electronics, Spring 2007. MIT OpenCourseWare (<http://ocw.mit.edu/>), Massachusetts Institute of Technology. Downloaded on [DD Month YYYY].


New Device PFET

- N-channel MOSFET (NFET)




on when $v_{GS} \geq V_{TN}$
off when $v_{GS} < V_{TN}$
e.g. $V_{TN} = 1V$


- P-channel MOSFET (PFET)




on when $v_{GS} \leq V_{TP}$
off when $v_{GS} > V_{TP}$
e.g. $V_{TP} = -1V$



Consider this circuit:




works like an inverter!




Consider this circuit:


works like an inverter!



$v_I = 5V$ (input high)



$v_I = 0V$ (input low)





Called "CMOS logic" → Complementary MOS

(our previous logic was called "NMOS")

Key: no path from V_S to GND!
no static power!

Let's compute $\bar{P}_{DYNAMIC}$



From ★★ $\boxed{\bar{P} = CV_S^2 f}$

For our previous example –

$$C = 1f F, V_s = 5V, f = 100MHz, I$$

$$\bar{P} = CV_s^2 f$$

$$= 10^{-15} \times 5^2 \times 100 \times 10^6$$

$$= 2.5 \mu\text{watts per gate}$$

$$\bar{P} = 2.5 \mu\text{watts for } 10^6 \text{ gate chip}$$

Gates	f	\bar{P}	
10^6	100 MHz	~2.5 watts	Pentium?
2×10^6	300 MHz	~15 watts	PII?
2×10^6	600 MHz	~30 watts	PII?
8×10^6	1.2 GHz	~240 watts	PIII?
25×10^6	3 GHz	~1875 watts	PIV?

“keep
all
else
same”

gasp!

How to reduce power

- (A) V_S 5V → 3V → 1.8V → 1.5V
~PIV → 170 watts → better, but high



and use big heatsink


- (B) Turn off clock when not in use.
- (C) Change V_S depending on need.

→ → next time:
power supply


Cite as: Anant Agarwal and Jeffrey Lang, course materials for 6.002 Circuits and Electronics, Spring 2007. MIT OpenCourseWare (<http://ocw.mit.edu/>), Massachusetts Institute of Technology. Downloaded on [DD Month YYYY].

CMOS Logic

NAND:




A	B	Z
0	0	1
0	1	1
1	0	1
1	1	0



Cite as: Anant Agarwal and Jeffrey Lang, course materials for 6.002 Circuits and Electronics, Spring 2007. MIT OpenCourseWare (<http://ocw.mit.edu/>), Massachusetts Institute of Technology. Downloaded on [DD Month YYYY].

In general, if we want to implement F



$$\text{e.g. } F = \overline{A \cdot B} = \overline{A} + \overline{B}$$

short when
 $A = 0$ or $B = 0$,
open otherwise

short when
 $A \cdot B$ is true,
else open

remember
DeMorgan's law