

6.002

**CIRCUITS AND
ELECTRONICS**


State and Memory

Cite as: Anant Agarwal and Jeffrey Lang, course materials for 6.002 Circuits and Electronics, Spring 2007. MIT OpenCourseWare (<http://ocw.mit.edu/>), Massachusetts Institute of Technology. Downloaded on [DD Month YYYY].

6.002 Fall 2000 Lecture 14

Review

Recall





$$v_I = V_I \quad \text{for} \quad t \geq 0 \quad v_C(0)$$

$$v_C = V_I + (v_C(0) - V_I) e^{\frac{-t}{RC}} \quad \text{---} \quad \textcircled{1}$$

Reading: Sections 10.3, 10.5, and 10.7

This lecture will dwell on the memory property of capacitors.

For the RC circuit in the previous slide



Notice that the capacitor voltage for $t \geq 0$ is independent of the form of the input voltage before $t = 0$. Instead, it depends only on the capacitor voltage at $t = 0$, and the input voltage for $t \geq 0$.

Cite as: Anant Agarwal and Jeffrey Lang, course materials for 6.002 Circuits and Electronics, Spring 2007. MIT OpenCourseWare (<http://ocw.mit.edu/>), Massachusetts Institute of Technology. Downloaded on [DD Month YYYY].


State

State : summary of past inputs relevant to predicting the future

$$q = C V$$

state variable, actually

for linear capacitors,
capacitor voltage V
is also state variable



State

Back to our simple RC circuit ①

$$v_C = f(v_C(0), v_I(t))$$

$$v_C = V_I + (v_C(0) - V_I) e^{\frac{-t}{RC}}$$


Summarizes the past input relevant
to predicting future behavior

State

We are often interested in circuit response for

- zero state $v_C(0) = 0$
- zero input $v_I(t) = 0$

Correspondingly,

- zero state response or *ZSR*

$$v_C = V_I - V_I e^{\frac{-t}{RC}} \quad \text{--- } ②$$

- zero input response or *ZIR*

$$v_C = v_C(0) e^{\frac{-t}{RC}} \quad \text{--- } ③$$

One application of STATE



DIGITAL MEMORY

Why memory?

Or, why is combinational logic insufficient?

Examples

- Consider adding 6 numbers on your calculator



$$2 + 9 + 6 + 5 + 3 + 8$$



- "Remembering" transient inputs

Memory Abstraction


A 1-bit memory element



Remembers input when *store* goes high.

Like a camera that records input (d_{IN}) when the user presses the shutter release button.


The recorded value is visible at d_{OUT} .



Cite as: Anant Agarwal and Jeffrey Lang, course materials for 6.002 Circuits and Electronics, Spring 2007. MIT OpenCourseWare (<http://ocw.mit.edu/>), Massachusetts Institute of Technology. Downloaded on [DD Month YYYY].



Building a memory element ...

(A) First attempt



Building a memory element ...

(A)



Stored value leaks away

$$v_C = 5 \cdot e^{\frac{-t}{R_L C}}$$


$$T = -R_L C \ln \frac{V_{OH}}{5}$$

from (2)

$store$ pulse width $\gg R_{ON} C$

Building a memory element ...

(B) Second attempt → buffer



Input resistance R_{IN}

$$T = -R_{IN}C \ln \frac{V_{OH}}{5}$$


$$R_{IN} \gg R_L$$

Better, but still not perfect.



Building a memory element ...

(C) Third attempt → buffer + refresh




Does this work?

No. External value can influence storage node.

Building a memory element ...


④ Fourth attempt → buffer + decoupled refresh




Works!

A Memory Array

4-bit memory



Decoder



Cite as: Anant Agarwal and Jeffrey Lang, course materials for 6.002 Circuits and Electronics, Spring 2007. MIT OpenCourseWare (<http://ocw.mit.edu/>), Massachusetts Institute of Technology. Downloaded on [DD Month YYYY].

Truth table for decoder

a_0	a_1	A	B	C	D
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

Agarwal's top 10 list on memory

- 10 I have no recollection, Senator.
- 9 I forgot the homework was due today.
- 8 Adlibbing \equiv ZSR
- 7 I think, therefore I am.
- 6 I think that was right.
- 5 I forgot the rest ...